Electron and hole mobilities at a Si/SiO$_2$ interface with giant valley splitting

Yoshitaka Niida,$^{1,2,a}$ Kei Takashina,$^2$ Yukinori Ono,$^{3,b}$ Akira Fujiwara,$^3$
and Yoshiro Hirayama$^1$,

$^1$Department of Physics, Tohoku University, Sendai, Miyagi 980-8578, Japan
$^2$Department of Physics, University of Bath, Bath BA2 7AY, United Kingdom
$^3$NTT Basic Research Laboratories, NTT Corporation, Atsugi, Kanagawa 243-0198, Japan
$^4$ERATO Nuclear Spin Electronics Project, Sendai, Miyagi 980-8578, Japan

(Received 14 October 2012; accepted 13 April 2013; published online 16 May 2013)

We examine the electron mobility and hole mobility at the Si/buried oxide (BOX) interface at which the valley splitting of the electron system is strongly enhanced, and compare the values observed to those at a standard Si/thermal oxide (T-SiO$_2$) interface in the same silicon-on-insulator device. In contrast to the electron mobility, which is lower at the Si/BOX interface, the hole mobility at the Si/BOX interface is found to be slightly higher than that at the Si/T-SiO$_2$ interface.

© 2013 AIP Publishing LLC [http://dx.doi.org/10.1063/1.4803014]

Electrons in a number of material systems such as bismuth, AlAs, MoS$_2$, graphene, and silicon possess a valley degree of freedom arising from the degeneracy of their dispersion relations and valleytronics, in which this valley degree of freedom is exploited in addition to charge and spin in conventional electronic and spintronic devices and has become a subject of growing interest. In silicon, understanding and becoming able to control the valley degree of freedom are of particular importance beyond their purely scientific value (for example, due to its role in the metal-insulator-transition), because it has important consequences in relation to its future applications in quantum information processing, and harnessing quantum mechanical and atomistic properties of silicon is becoming increasingly important, in general, with the imminent of the scaling limit.

In (001) silicon, there is a two-fold valley degeneracy arising from the two out-of-plane minima in the conduction band dispersion. The lifting of this degeneracy, known as valley splitting, has been observed experimentally and reported by many groups in Si Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) and Si/SiGe heterostructures. Typical values are under a couple of meV and the effect is attributed to coupling across the two valleys mediated by the out-of-plane confining potential. Unexpectedly larger values of valley splitting are, however, observed at the Si/Buried OXide (BOX) interface in Si MOSFETs fabricated from Separation by Implanted Oxygen (SIMOX) wafers. Values of more than 20 meV can be readily achieved, indicating that the valley splitting is enormously enhanced by the characteristics of the interface and, suggesting that this could offer a powerful tool to manipulate and exploit the valley degree of freedom.

Theoretical considerations have demonstrated that the valley splitting is affected by atomic steps at the Si/barrier interface and the details of the Si/barrier interface potential. Furthermore, it is also proposed that extended interface states can enhance the valley splitting to beyond tens of meV. However, there is still no quantitative theory correctly predicting the magnitude of the valley splitting in these structures. A previous study had found that the resistivity of a 2D electron system at the Si/BOX interface is strongly enhanced under valley polarization, i.e., when the 2D electrons all reside within one valley sub-band. However, it is unclear to what extent the origin of the resistivity enhancement is due to the valley polarization itself by a mechanism similar to resistivity enhancement with spin polarization, or intrinsic disorder such as due to surface roughness scattering, which may be particularly adverse at this interface, limiting its potential usefulness for valley splitting control.

In this letter, in order to make a direct comparison between a standard interface with small valley splitting and an interface with giant valley splitting, we present measurements of the electron mobility and hole mobility at the two interfaces of the same device. Holes do not possess the valley degree of freedom and their behavior is not affected by it. We find that although the electron mobility at the Si/BOX interface is much lower than that at the standard Si/Thermal oxide (T-SiO$_2$) interface, the hole mobility at the Si/BOX interface is slightly higher than that at the Si/T-SiO$_2$ interface. Furthermore, the out-of-plane potential confinement dependence of the hole mobility at the two interfaces roughly follows the expected form for surface roughness scattering, where the out-of-plane potential confinement dependence at the Si/BOX interface is weaker. These findings show that for the holes, surface roughness scattering at the Si/BOX interface is weaker compared to that at the standard Si/T-SiO$_2$ interface strongly suggesting that the suppression of the electron mobility at the Si/BOX interface is not due to a particularly adverse magnitude of the surface roughness but dominated by the physics of valley polarization itself.

Our Si MOSFET is fabricated on a Silicon On Insulator (SOI) substrate made by the SIMOX process. The BOX layer, which is initially made by oxygen ion implantation and annealing at 1250 °C, is annealed further for a prolonged duration of 40 h at a higher temperature of 1350 °C in an argon-oxygen mixture. The top-gate oxide (T-SiO$_2$) is made by thermal oxidation in dry oxygen ambient at temperature
between 800 and 1000°C. The thicknesses of the T-SiO₂, SOI, and BOX layers are nominally 80 nm, 18 nm, and 380 nm, respectively. Previous atomic force microscopy studies of interfaces prepared in this way but exposed by selective chemical etching found the rms roughness values over wide (20 μm × 20 μm) areas to be 0.37 nm and 0.58 nm for the front and back interfaces, respectively. Other estimates also point to a roughness of less than 1 nm for the two interfaces. Figure 1(a) shows a TEM image of a quantum well (QW) cut from an identical device on the same wafer as those used for transport experiments presented in this paper. Routine TEM images of our structures, including Fig. 1(a), confirm that both interfaces are abrupt at a few-atom level, but it is not possible to see any conclusive quantitative differences in roughness between them in such images. The similarity in the scale of the interface roughness confirms that this is not responsible for the difference in valley splitting, and points to other possible differences such as interface morphology, i.e., the microscopic structural details of the roughness, or the nature of the interface at an atomic level.

A layer of polycrystalline silicon is deposited on the T-SiO₂ layer to serve as a front-gate electrode, while the substrate acts as a back-gate electrode (Fig. 1(b)). Source, drain, and Hall voltage electrodes were split into two and were doped independently with phosphorus and boron to form n- and p-type contacts, in order to measure the sheet resistivity of both 2D electrons and holes at the same interfaces in the same QW. The longitudinal and transverse dimensions of the Hall bar are 10 μm and 8 μm, respectively. The resistivity ρ was measured with a standard low-frequency (13 Hz) lock-in technique while changing the electron and hole densities and potential asymmetry by applying front-gate and back-gate voltages. The sample was held in a cryostat and kept at a temperature of 5 K.

The front-gate voltage Vꜜ dependence of the conductivity σ (= 1/ρ) at a back-gate voltage Vꜜ = 0 V is shown in Fig. 2(a). Conductance at Vꜜ > 0 is due to electrons, whereas the conduction at Vꜜ < 0 is due to holes. Figure 2(b) shows a two-dimensional plot of the conductivity as a function of both Vꜜ and Vꜝ. In order to separate the effects of the carrier density and potential confinement, we introduce two parameters, carrier density n and potential asymmetry δ:

\[ n = (n_b + n_f) = C_B(V_b - V_b^0)/e + C_F(V_f - V_f^0)/e, \]
\[ \delta = (n_b - n_f) = C_B(V_b - V_b^0)/e - C_F(V_f - V_f^0)/e, \]

where nꜜ and δꜜ are carrier densities contributed by front (F) and back (B) gates, while Vꜜ and Cꜜ are corresponding threshold voltages and gate capacitances. These are determined from measurements of Shubnikov-de Haas oscillations at low temperature. Each of these parameters differs for the two carrier types. Axes for nꜜ and δꜜ are marked in Fig. 2(b).

Lines marked A (A') in Fig. 2(b) correspond to the onset of occupation of an upper electron (hole) confinement sub-band. These are also determined from Shubnikov-de Haas measurements showing distinctive beating patterns indicating the occupation of additional sub-bands. In the data presented [Fig. 2(b)], the occupation of upper sub-bands can be

![FIG. 1. (a) TEM image and (b) schematic diagram of the Si SIMOX MOSFET.](image)

![FIG. 2. (a) Vꜜ dependence of the conductivity of electrons σꜜ and holes σꜛ at Vꜝ = 0 V and T = 5 K. (b) σꜜ and σꜛ at T = 5 K as a function of Vꜜ and Vꜝ. Lines A and A' indicate the positions of the onset of the upper spatial sub-band. The valley-polarized region is labelled VP and a line B marks the boundary between the valley-polarized and partially valley-polarized regions. The axes in the figure show the carrier density n and potential asymmetry δ. (c) Schematic diagram of the potential asymmetry and carrier distribution in the quantum well. The potential asymmetry and total carrier density can be changed by the two gate electrodes.](image)
seen by the suppression of the conductivity along these lines A and A’. Occupation of low mobility states at the bottom of the upper sub-band and abrupt changes in intersub-band scattering and screening result in these features demarcating sub-band edges.

The Shubnikov-de Haas oscillations also allow us to determine the valley splitting. When the electrons are pressed against the Si/BOX interface (positive $\delta$, Fig. 2(c)), the valley splitting $\Delta$ is found to increase in proportion to $\delta$ ($\Delta = z \delta$) as observed previously $^5$ with comparable values, where $z = 4.4 \times 10^{10}$ meV m$^{-2}$ gave the best fit for this sample. For example, this gives $\Delta = 22$ meV for $\delta = 5 \times 10^{16}$ m$^{-2}$. On the other hand, when $\delta$ is negative (electrons at the Si/T-SiO$_2$ interface), the valley splitting is too small to be quantified by this technique and there is no reason to suppose that it does not behave in a similar manner as at standard interfaces, as previously described, $^9$ where the value remains below a couple of meV within the gate-voltage range studied. A region in which only one valley sub-band is occupied, i.e., the electrons are fully valley polarised, is marked VP in Fig. 2(b).

Figures 3(a) and 3(b) show the electron mobility $\mu_e$ for $\delta_e < 0$ and $\delta_e > 0$, respectively, obtained from the data in Fig. 2(b) using the relation $\mu_e = e/\eta n_e$, $\mu_e$ is suppressed when $\delta_e$ is small [Figs. 3(a) and 3(b)] for both $\delta_e < 0$ and $\delta_e > 0$ due to the effects of the upper spatial sub-band, and this feature disappears as $|\delta_e|$ increases due to the out-of-plane potential raising the confinement energy of the upper spatial sub-band with respect to the ground sub-band. In this letter, we focus on the transport properties where only one spatial confinement sub-band is occupied.

When $\delta_e$ is large and negative, the electrons are pressed against the Si/T-SiO$_2$ interface. Below $\delta_e \sim -2 \times 10^{16}$ m$^{-2}$ [Fig. 3(a)], $\mu_e$ begins to decrease as $\delta_e$ decreases and below $\delta_e \sim -4 \times 10^{16}$ m$^{-2}$, $\mu_e$ obeys a power law where the exponent is close to $-2$. For example, a fit to data over this range with $n_e = 0.6 \times 10^{16}$ m$^{-2}$ gives a power of $-2.1$, strongly suggesting the dominant role of surface roughness scattering in limiting the mobility. Previous work on conventional MOSFET structures has found mobility limited by surface roughness scattering at low temperature to be approximately described by $\mu_{SR} \propto E_{eff}^{2}/S(2k_F)$, where $E_{eff} = e(N_{i} + \eta n_e)/\epsilon_{Si}$ is the effective electric field perpendicular to the 2D system, $N_{i}$ is the depletion charge density, $\eta$ is the carrier density, $\epsilon_{Si}$ is the permittivity of Si, and $\eta$ is a fitting parameter with values of around $\eta = 1/2$ for electrons and $\eta = 1/3$ for holes. In our device, the electric field in the two binding oxide layers is simply proportional to $n_B$ and $n_F$ so that at large $|\delta|$, where the potential approximates to a triangular potential, the equivalent effective field $E_{eff}$ is proportional to $\delta$. $S(k)$ is the power spectral density of the disorder potential, which is the Fourier transform of the spatial surface roughness distribution, and $k_F$ is the Fermi wave vector. Thus, when the electron density is held constant, $S(k_F)$ remains constant and the mobility limited by the surface roughness scattering is proportional to $\delta^{-2}$. In practice, a range of values between $-1$ and $-2.6$ for the exponent are observed $^{21}$ and our observation is comfortably consistent. The mobility is limited by surface roughness scattering when the electrons are pressed against the Si/T-SiO$_2$ interface as usual.

When the electrons reside at the Si/BOX interface ($\delta_e > 0$, [Fig. 3(b)]), the behavior is very different. The electron mobility $\mu_e$ decreases more rapidly with increasing $\delta_e$ and is followed by a kink structure marked by arrows in Fig. 3(b). The kink shifts to larger values of $\delta_e$ with increasing density $n_e$, corresponding to the boundary between partially valley-polarized and valley-polarized regions. In the valley polarized region, the mobility is strongly suppressed in comparison to the mobility at negative $\delta_e$ under equivalent conditions.

When the system is only partially valley polarized, the change of mobility with $\delta_e$ is complicated by changes in $k_F$ and the change in density of states with valley polarization as well as the change in the surface roughness scattering. However, within the valley polarized region, applying the same arguments would lead us to expect a mobility, which varies as $\delta_e^{-2}$. Attempting to fit power laws between $\delta_e = 5.0 \sim +4.0 \times 10^{16}$ m$^{-2}$ gives values of $-1.1$, $-0.9$, and $-0.8$ for the exponents at $n_e = 0.6, 0.8$, and $1.0 \times 10^{16}$ m$^{-2}$, respectively, and clearly do not follow $\delta_e^{-2}$. We suspect that this relates to the proximity of the Fermi energy to the upper valley sub-band edge and that the $\delta_e$ dependence is heavily influenced by the depopulation of the disorder broadened sub-band tail $^{23}$ but a detailed explanation remains for future work. At the largest values of $\delta_e$, the slope appears to become stronger [Fig. 3(b)], and this may signify a transition to the usual $\delta_e^{-2}$ dependence, where the increase in interface roughness eventually becomes the dominant factor.

We now present data for holes measured at the same interfaces in the same device. Figure 4 shows the $\delta_h$ dependence of the hole mobility $\mu_h$. In the same manner as for electrons, holes reside at the Si/BOX interface for $\delta_h > 0$, and at the Si/T-SiO$_2$ for $\delta_h < 0$. In stark contrast to the electron mobility, the hole mobility does not display dramatically large asymmetry between positive and negative $\delta_h$. Instead, the behavior is relatively symmetric, only showing slight differences. For all values of $n_h$ and $|\delta_h|$, the hole mobility is slightly higher when $\delta_h$ is positive indicating that the effects of disorder are weaker at the Si/BOX interface.

The mobility is a function of the effective mass as well as the relaxation time, and the effective mass of holes is affected by band modifications due to interactions between light and
In summary, we have performed electron and hole transport measurements in a single SiOx/Si/SiO2 QW fabricated from a SIMOX SOI wafer and evaluated the contribution of interface roughness scattering to the electron and hole mobility. In contrast to the electron mobility, which is strongly suppressed at the Si/BOX interface with giant valley splitting, the hole mobility shows higher values compared to the standard Si/T-SiO2 interface. This strongly suggests that the suppression of the electron mobility at the Si/BOX interface is not due to a particularly adverse magnitude of the surface roughness but dominated by the physics of valley polarization itself.

Y.N. was supported by JSPS Research Fellowships for Young Scientists and K.T. was supported by the EPSRC of the UK.

---


