Citation for published version:

DOI:
10.1049/cp:19940978

Publication date:
1994

Document Version
Peer reviewed version

Link to publication

This paper is a postprint of a paper submitted to and accepted for publication in IET and is subject to Institution of Engineering and Technology Copyright. the copy of record is available at IET Digital Library.

University of Bath

Alternative formats
If you require this document in an alternative format, please contact: openaccess@bath.ac.uk

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Download date: 15. Sep. 2023
INTERLEAVED SWITCHING TOPOLOGY FOR THREE-PHASE POWER-FACTOR CORRECTION

V. Chunkag, F.V.P. Robinson

University of Bath, United Kingdom.

ABSTRACT

Single-switch boost stages, connected between three-phase rectifiers and DC-link capacitors, allow good power-factor correction when operated in the discontinuous-conduction-mode. This paper is presented to aid design at all operating levels of this converter type. For high output power, it is shown that reduced component stress and higher power-factor results using interleaved switching topologies. Some experimental results from a laboratory model are presented.

INTRODUCTION

The single-switch three-phase boost converter shown in Fig. 1 gives good power-factor correction if the circuit is operated in the discontinuous conduction mode. Prasad (4), Simonetti (5) and Kolar (3) have shown such circuits give an economical and easily controlled method of realising single-quadrant low to medium power three-phase power supplies which comply with the strictest statutory line-frequency harmonic current limits.

To increase the power handling capability of systems, single-switch boost stages can be connected to operate in parallel, as shown in Fig 2. Moreover, it is beneficial to phase shift gating signals the stages by \(360/s\) degrees; where \(s\) is the number of stages. The effect of using multiple, up to four, single-switch boost stages with such interleaved switching is to artificially raise input and output switching ripple frequency, reduce passive input and output volume and reduce switch (e.g. IGBT) peak current levels. Also the input current waveforms are improved significantly (compare Figs. 6 and 7).

An analysis of interleaved parallel-stage circuits now follows. The resulting performance and design data has largely been produced as a result of numerical solution of the normalised circuit equations, but the results have also been verified using SPICE circuit simulation and observations on practical circuits.

CIRCUIT ANALYSIS

During the analysis it will be assumed that the circuit is operated under the following conditions:

- the switching frequency is significantly higher than line frequency, \((f_w >> f_0)\), so that input voltage may be assumed constant during a switching period.
- constant output voltage \(V_o\).
- all components are ideal and semiconductor device volt drops are negligible.
- three-phase voltage supply is balanced and purely sinusoidal, according to the following expressions:

\[
\begin{align*}
V_a &= V_o \sin(\omega t) \\
V_b &= V_o \sin(\omega t - 2\pi / 3) \\
V_c &= V_o \sin(\omega t - 4\pi / 3)
\end{align*}
\]
Voltage conversion ratio

The maximum line-to-line input voltage, say $v_{ab}$, occurs at $\theta = \pi/3$, when $v_c$ is zero. From this fact the peak input current may be determined. When the switch is on, the input circuit of Fig. 1 can be drawn as in Fig. 3(a). The inductor current $i_{Lb}$ ramps up to $i_{Lpeak}$ at the end of $t_{on}$, while $i_{Lc}$ is zero and $i_{Lb}$ is equal but opposite to $i_{Lr}$. The peak current is defined by

$$i_{Lpeak} = \frac{V_r}{L} \cos \left( \frac{\pi}{3} \right) \cdot D \cdot t_{on}$$

where $D = t_{on} / t_{PWM}$ and $t_{PWM} = 1 / f_{PWM}$.

$$\frac{V_r}{V_m} = \sqrt{3} \cdot a : a = \frac{1}{1 - D}$$

The output voltage $V_r$ used here is the minimum value. Which this will ensures that the line input currents are always discontinuous.

Line input current analysis

When switch $SW$ (Fig. 1) is turned on. The diode $D_b$ is reversed biased and forced off. The three inductors are then connected as a three-phase balanced star load, and their currents change according to their phase voltages and turn-on time. The inductor currents and output voltage are obtained using the following state equations:

$$L \frac{di_k}{dt} = v_k$$

where $k = a, b, c$ and $i_{Lpeak} = \frac{V_r}{L} \cdot D \cdot t_{PWM}$. When the switch $SW$ is turned off, the inductor currents freewheel through the boost diode, $D_b$, and the load cell $RL$. Circuit state-equations become

$$L \frac{di_k}{dt} = i_k - V_r / R_l$$

The inductor currents start from zero and their peak-values at the end of turn on time, $t_{on}$ is

$$i_{Lpeak} = \frac{V_r}{L} \cdot D \cdot t_{PWM}$$

When the switch $SW$ is turned off, the inductor currents freewheel through the boost diode, $D_b$, and the load cell $RL$. Circuit state-equations become

$$L \frac{di_k}{dt} = v_k + \alpha_k \cdot v_c$$

where $k = a, b, c$ and $\alpha_k$ is a coefficient which depends on the value of phase angle $\omega$. Values are given in the Appendix. $i_f$ is the free-wheeling current which flows through $D_b$.

The slope of the inductor currents reverses and the inductor current falls to zero. Equations (8) and (9) are valid when none of the inductor currents is zero, (see, $t_{lf}$ in Fig. 5). The smallest current vanishes at the end of $t_{lf}$. Then the remaining inductor fall at a new rate and reach zero together the end of $t_{2r}$. They remain zero until the next switching period.

There are twelve $\pi/6$ sub-intervals in any line-frequency period. The reset times and rate of change of the remaining two inductor currents after the lowest current vanished can be found. For example, during the interval $Osio\cdot\pi/6$, $i_{La}$ reaches zero first, and the
normalised reset times $t_{1m}$, $t_{2m}$ and $di/dt$, $dl/dt$ can be defined as:

$$t_{1m} = -\frac{\sin \omega t}{\sin (\omega t - a / \sqrt{3})}$$

(10)

Figure 5: Inductor current waveforms over a switching period; where $0 < \omega t < \pi$,.

$$I_{2m} = \left[ \sin \left( \frac{\omega t - 2\pi}{3} \right) + I_{m} \left( \sin \left( \frac{\omega t - 2\pi}{3} + \frac{2}{\sqrt{3}} \alpha \right) \right) \right]$$

(11)

The normalised time is $t_{m} = \frac{I_{m}}{D / i_{peak}}$.

$$\frac{di_{bj}}{dt} = -\frac{1}{2L} \left[ (v_{b} - V_{L}) + v_{j} \right]$$

(12)

$$\frac{di_{bj}}{dt} = -\frac{1}{2L} \left[ (v_{b} - V_{L}) + v_{j} \right]$$

(13)

The output voltage becomes

$$C_{o} = \frac{dv_{j}}{dt} = -I_{bj} - \frac{V_{j}}{R_{t}}$$

(14)

The numerical solution of the state equation from the previous analysis gives the normalised input-line current waveform and its spectrum shown in Fig. 6.

Normalised current $I_{1m} = \frac{i_{j}}{i_{peak}}$.

Figure 6: (a) Input-line current waveform; $i_{Lp}$, and (b) its spectrum, at switching frequency $f_{sw} = 6$ kHz.

From the line-current spectrum, it can be seen that there is a high switching frequency related content and content at the 5th and 7th line-frequency harmonics.

The amplitudes are $(f_{sw})$ 50%, $(5f_{sw})$ 7% and $(7f_{sw})$ 1.3% of the fundamental frequency component. The variation in 5th and 7th with $D$ is shown in more detail in Fig. 11.

INTERLEAVED SWITCHING

The parallel connection of stages, e.g. as shown in Fig. 2, improves the input current waveform significantly when switching is interleaved. Fig. 7 gives an input current waveform and its spectrum when the switching frequency is half that in Fig. 6. From the spectra in Fig. 7(b), it is evident that the result is better than doubling the $f_{sw}$ of a single stage.

Figure 7: Current waveform and frequency spectrum of two interleaved stages operated at $f_{sw} = 3$ kHz.

The power-factor of the un-filtered circuit is considerably improved, namely $0.953 < \text{p.f.} < 0.996$ for $0.2 < D > 0.5$ as shown in Fig. 10.

For interleaved parallel circuits minimised input filter L-C components are required, since the high frequency harmonics are small. Moreover, L-C product is inversely proportional to $f_{sw}$, which can be seen from a line-input filter equivalent circuit in Fig. 8 and Equation 15. Where $I_{fr}$ and $I_{ffr}$ are ripple frequency components at the converter and the main line input, respectively.

$$L_{f}C_{f} = \frac{1}{(2\pi f_{sw})^{2}} \left[ 1 + \frac{I_{ffr}}{I_{fr}} \right]$$

(15)

Figure 8: Per phase equivalent circuit for filter design.

Boost-circuit line-inductance volume does not significantly alter, despite twice as many inductors being required, because the peak-current is halved and
the inductor value is doubled giving no net change in stored energy.

DESIGN DATA

The design and operation of single or multi-stages boost converters may be investigated from the following graphs. All of these have been produced using Equations 1-14.

The relationship between the fundamental component and the peak value of inductor current against duty-ratio and \( f_{sw}/f_0 \) is approximately constant, as shown in Fig. 9 (b). This simplifies the determination of boost-circuit inductor value. Similarly, graphs in Fig 12 (a)-(c) show normalised value of rectifier diode, boost-switch and boost-diode current for one stage to aid the choice of component current ratings.

Although high order harmonics are very small in multi-stage converters, low order harmonics still remain a problem, especially the 5th and 7th harmonics as shown in Fig 11.

CIRCUIT DESIGN EXAMPLE

Both single and multi-stage circuit with interleaving can be designed, using the design data in the following procedure.

1. Determine the worst-case duty ratio of the circuit using the minimum DC output voltage, the minimum supply voltage and maximum output power.
2. Calculate the peak of fundamental line-input current.
3. From the graph in Fig. 9, at the specific \( D \), read a number off the y-axis for the desired stage. This
is the relation between the peak fundamental line-input current and inductor peak current. \( I_{\text{rd}}/I_{\text{peak}} \).

4. Calculate the boost inductor from
\[
L_{\text{max}} = \frac{V_m}{I_{\text{peak}}} \cdot D \cdot V_m \tag{16}
\]

Example

Design a single-stage three-phase single-switch boost converter for operating at

- Phase voltage: 50 Volts
- Line-frequency: 50 Hz
- Maximum output power: 500 Watts
- DC output voltage: 245 Volts
- Switching frequency: 20 kHz

1. Using \( V_c = \frac{1}{(1-D)} \sqrt{3}V_m \)
gives a duty ratio of \( D = 0.5 \).

2. Assuming 100% conversion efficiency, i.e.
   \( P_i = P_o = 500 \text{ W} \)
   \( I_{\text{in}} = \frac{P_i}{3V_m} = \frac{500}{3 \times 50} \text{ A} \)
   \( I_{\text{in}} = 3.3333 \text{ A}; \ I_{\text{peak}} = 4.714 \text{ A} \).

3. From graph in Fig. 9, for 1 stage and \( D=0.5 \),
   \( \frac{I_{\text{peak}}}{I_{\text{in}}} = 0.47 \) therefore \( I_{\text{in}} = 10.029 \text{ A} \).

4. Equation 16, gives the maximum inductance
   \( L_{\text{max}} = 176.26 \mu\text{H} \)

The calculated inductance \( L_{\text{max}} \) value may also be used in an interleaved two-stage converter design which gives the same output voltage. However the maximum output power is then doubled, i.e. 1000 W.

EXPERIMENT RESULT

The designed 1000 W two-stage converter, shown in Fig. 2, has been built and examined experimentally. Due to the source inductance, \( L_s \), of the three-phase auto-transformer, three capacitors are added at the input-end of the boost inductors to reduce the effect of \( L_s \), and form a line input filter.

A line-current waveform at phase \( a \) without line input filter and its phase voltage are shown in Fig. 13. It can be seen that the current is in phase but quite heavily distorted because low order harmonic content mainly the 5th and 7th still remain (Fig 14); approximately 9% and 1.5% of the fundamental current, respectively. However, the high frequency content is very small. By using the discontinuous conduction mode of operation, low-order harmonics cannot be totally eliminated from the converter input current. A further reduction is possible by neutralising harmonic currents with a small additional converter as shown in Fig. 15.
The harmonic neutralising converter can be any type of active power filter, e.g. voltage source active power filter circuit.

CONCLUSION

Some design graphs are produced to aid the design of the three-phase single-switch boost converter. To improve line input currents, reduce the L-C input filter, output capacitor volume and reduce the current stress of switching devices, an interleaved switching topology is presented. This three-phase interleaving technique can be applied to other three-phase single-switch converters which have similar circuit characteristics, such as, SEPIC and CUK topologies.

REFERENCES


APPENDIX

Table 1 Coefficient for using in equation (8)

<table>
<thead>
<tr>
<th>(a)</th>
<th>(b=\pi/3)</th>
<th>(2\pi/3)</th>
<th>(4\pi/3)</th>
<th>(5\pi/3)</th>
<th>(6\pi/3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a_x)</td>
<td>-1/3</td>
<td>-2/3</td>
<td>-1/3</td>
<td>1/3</td>
<td>2/3</td>
</tr>
<tr>
<td>(a_y)</td>
<td>2/3</td>
<td>1/3</td>
<td>-1/3</td>
<td>-2/3</td>
<td>-1/3</td>
</tr>
<tr>
<td>(a_z)</td>
<td>-1/3</td>
<td>1/3</td>
<td>2/3</td>
<td>1/3</td>
<td>-2/3</td>
</tr>
</tbody>
</table>

\( l_y, l_y, l_y + l_y, l_y, -l_y, -l_y, l_y, l_y \)