ACTIVE-SNUBBING OR PASSIVE-SNUBBING FOR FAST SWITCHES?

F.V.P. Robinson *B.W. Williams
PWM Drives Ltd Heriot-Watt University

ABSTRACT

As power-switches improve, the primary function of switching-aid circuits changes from modifying the shape or rate-of-traverse of V-I loci within device safe-operating-areas (SOA's), to clamping transient current and voltage, at turn-on and turn-off, below peak current and voltage ratings. Also, as device ruggedness and device parameters are improved, or made less variable between devices and with operating conditions, active-snubbing or active-clamping becomes feasible, whereby the magnitude of peak-current at turn-on and peak-voltage at turn-off are limited by gate or drive-circuit control, or inherently by the devices themselves. Examples have been reported, however, none of these adequately compares active and passive snubbing, or exposes salient disadvantages in active-snubbing. A more objective appraisal of active-snubbing is attempted here, which uses as its basis for comparison: turn-on and turn-off commutation energy-loss, on-state energy-loss, overload capacity, and turn-on and turn-off delay.

Irrespective of whether active or passive snubbers or clamps are used, switch turn-off voltage-waveforms are often characterised by fast voltage-overshoot above the dc-supply voltage, or above the threshold-level of voltage-clamps, when used. High-frequency ringing inevitably follows turn-off, or the beginning or end of voltage-clamping. The cause and solution are examined.

KEYWORDS:

snubbers and clamps for fast-switches, active-snubbing versus passive-snubbing, efficient snubbers and voltage-clamps, suppressing interference in power-stages.

INTRODUCTION

Refinements in transistor and MOSFET technology have led to more rugged devices with better characteristics (1,2,3). Improvement in the speed of MOSFET's intrinsic diode (MOSFET-diode), by new cell-design (4) and minority-carrier lifetime-killing (2), has led manufacturers, to assert that MOSFET-diodes are usable as freewheel-diodes with little or no dv/dt-control, and to better specify their performance. Increased MOSFET dv/dt-withstand capability and diode-speed are often demonstrated by making comparisons between turn-on waveforms of old and new devices, operated in circuit fig.1. Normally, series-snubber inductance is not used, although stray-inductance is present. A similar evaluation of a cellular-transistor technology, but with external fast-diodes, has been reported (5), also, to show that improved ruggedness allows snubber-less operation. The implied conclusion of reports based on switch operation in fig.1 (4-8), is often that minimal switching-loss is achieved, by minimising series-snubber and stray-inductance in circuits; and by switching the devices as fast as possible, without exceeding peak-current ratings with high reverse diode-current. With little drain-inductance (fig.2A), peak switch-current is limited by controlling gate or drive dv/dt or di/dt. The gate or drive-control of turn-on di/dt, used in device evaluation, is called here active-snubbing to distinguish it from passive-component snubbing, or passive-snubbing. More generally, active snubbing or clamping can be defined as deliberately increasing switching energy-loss to decrease the rate-of-rise of freewheel-diode reverse-current to limit peak-current at turn-on, or to decrease the rate-of-rise of drain-voltage to limit overshoot magnitude at turn-off. 'Active' is used because di/dt or dv/dt are controlled by the switch drive-input (fig.2). Absorbing energy from stray-inductance by avalanching power-switches is also described as active-snubbing, because increased energy is also put into the switch; and conceptually switch-avalanche can be considered as gate-controlled (fig.2C). Equivalent passive-snubber circuits to those of fig.2 are given in fig.3. By comparing active-snubbing with passive-snubbing; it is possible to show that MOSFET manufacturers and users (4-8) are not recommending or evaluating the most efficient, or easiest to design circuits, although they are using the ones which require the least power-components on the switch output. What is generally demonstrated is that active-snubbing, as a mode of operation, is becoming feasible. Given the growing (4-8) interest in active-snubbing, a comparison with passive-snubbing is required which examines:

1. Device and circuit switching energy-loss at turn-on and turn-off, under different operating conditions;
2. Response of snubbers and clamps to current-overload and supply-voltage variation;
3. Affect of snubbing-type on other aspects of switch or power-stage performance.

KEYWORDS:

snubbers and clamps for fast-switches, active-snubbing versus passive-snubbing, efficient snubbers and voltage-clamps, suppressing interference in power-stages.

*Address for correspondence,
Dept. of Electrical and Electronic Eng.
Heriot-Watt University, 31-35 Grassmarket,
Edinburgh, United Kingdom, EH1 2HT.
(W408) 031-225-6465
ENERGY-LOSS OF di/dt CONTROL

When switching clamped-inductive loads, turn-on di/dt is reduced to limit peak freewheel-diode reverse-current below the Idm of the oncoming MOSFET. Fig.2A and 3A give active and passive forms of di/dt control. To analyse turn-on energy-loss, a complete switching-cycle is examined because the loss associated with turn-on of fig.3A is dissipated at turn-on and turn-off, unlike fig.2A. Fig.4 gives idealised waveforms for fig.2A and 3A and corresponding instantaneous-power plots. Crossover-times are considered negligible relative to total current rise-time. Table 1 summarises difference in commutation properties.

<table>
<thead>
<tr>
<th>ACTIVE-SNUBBING</th>
<th>PASSIVE-SNUBBING</th>
</tr>
</thead>
<tbody>
<tr>
<td>All commutation-energy</td>
<td>Significant stored energy</td>
</tr>
<tr>
<td>Dissipated as heat-loss,</td>
<td>(1/2)IrmL returned to load.</td>
</tr>
<tr>
<td>Absolute and relative dissipated energy (fig.4 and 5).</td>
<td></td>
</tr>
<tr>
<td>Wona = Edc (Io + Irm)²</td>
<td>Wopn = Edc (Io + Irm)²</td>
</tr>
<tr>
<td>Wona = 1/2 (2Irm X Io)</td>
<td>Wopn (max)=2, when Irm=Io</td>
</tr>
<tr>
<td>All energy dissipated in the MOSFET.</td>
<td>Dissipated energy put into the inductor-reset voltag clamp.</td>
</tr>
<tr>
<td>High instantaneous power-loss in MOSFET.</td>
<td>Instantaneous power-loss lower and more distributed</td>
</tr>
<tr>
<td>Snubbing via gate-drive.</td>
<td>Snubbing on power side.</td>
</tr>
<tr>
<td>Gate-drive more complex.</td>
<td>Reset clamp required.</td>
</tr>
<tr>
<td>Minimum on and off times</td>
<td>MOSFET’s overvoltage capability and snubber</td>
</tr>
<tr>
<td>Thermal-circuit temperature.</td>
<td>Generally, current and temperature decay predictable or observed.</td>
</tr>
</tbody>
</table>

Energy-loss associated with turn-on, is greater for active-snubbing than passive-snubbing, and is worst when Irm=Io. The reason is the return to the load of some energy initially stored in the inductor of the passive-snubber. Fig.4B shows how it occurs.

ENERGY-LOSS OF VOLTAGE CLAMPING

Distributed circuit-inductance exists in practical choppers as shown in fig.7A. Its effect is represented by fig.7B. At turn-off, a voltage-clamp is required to limit voltage-overshoot below MOSFET BVds; the inductance would otherwise ring output-capacitance, Co, to a high voltage. Because stray-inductance is distributed, the voltage-clamp, of the type used in fig.3A to reset the series-snubber, is unsuitable. Stray-inductance forces the use of voltage-clamp types represented, in principle, in fig.8A and 8C. Clamping is applied directly across the switch and/or diode. Practical implementations are given in fig.6. From energy-loss considerations, fig.6D and 8C are similar.

In the same way as controlling di/dt limited peak-current at switch turn-on, limiting dv/dt, with a shunt-capacitor in fig.6A and 6B, constrains voltage-overshoot at turn-off. Circuits of the type in fig.8C, clamp voltage-overshoot directly. Table-2 gives the energy-loss in resetting stray-inductance at turn-off, with the RC-snubber, RCD-snubber, zener-diode principle, and soft voltage-clamp.

Table-2 shows that the soft voltage-clamp (fig.6D) is the most efficient voltage-clamp. Energy-loss at turn-off is all put into the resistor. Also, the soft voltage-clamp is the only clamp with dissipation, which is independent of the dc-rail voltage. The rest would have to be sized for energy-loss at the worst-case voltage. Optimisation of soft voltage-clamp components is given in (10). Note that, in principle, the RC-snubber dissipates marginally less energy than the zener-diode circuits. In practice, switch on-state current is usually often below the design value; and relative energy-loss becomes much greater when switch-current is reduced, as shown in Table-2. Also, RC-snubber performance is considerably affected by resistor parasitic-inductance, as will be shown later.

ENERGY-LOSS OF TURN-OFF OVERSHOOT CONTROL

Voltage-rise in fig.2B is reduced by negative feedback.
through the gate-drain capacitor. Given high MOSFET transconductance, $\frac{dv}{dt}=Io/(1+Rgs)C$; and a MOSFET output-capacitance of $(1+Rgs)C$, is simulated. Fig.6B gives the passive counterpart. Turn-off energy-loss for Fig.2B, all of which is put into the MOSFET, is more than the RCD-snubber. Table-3 summarises the features of 2 forms of active and passive-snubbing; and shows that, from energy-loss and ease-of-device considerations, MOSFET voltage-clamping, in principle, is far more attractive with soft-voltage-clamps. Reducing MOSFET $dv/dt$ should be avoided; the energy-loss is so much greater than other methods. RC-snubbers prove less effective than avalanche-diodes, in practice, in hard-clamping very fast voltage-over shoot unless carefully designed, because of greater series parasitic-inductance. Inability to clamp very fast voltage wavefronts, when using MOSFET’s with little repetitive avalanche capability, is one instance when active-snubbing must be used, prior to an external voltage-clamp taking effect.

Although the primary function of voltage snubbers or clamps is to limit overshoot which would otherwise cause device degradation or catastrophic failure, a secondary function is usually required; i.e. damping high-frequency oscillation, which starts at the onset of the clamping and/or termination of clamping. Generally, the better the clamping, eg. avalanche-diode with very low dynamic-resistance and parasitic-inductance, the more undamped and lower the frequency of oscillations. Also, snubber-diode effective parallel-capacitance is neither adequately rectify nor impede ±10 MHz voltage ringing. While ringing does not cause immediate catastrophic device-failure, it does greatly interfere with control-circuit operation and obscure the observation of device switching-performance. Overall system reliability inevitably suffers. That there is a problem, is often brought home by emission measurements. Figure-9 gives snubbers likely to produce hf ringing. External zener-diode clamp, fig.9a, has dynamic-resistance and parasitic-inductance added in the equivalent-circuit. Once MOSFET Co is charged above Edc, Co-Lc resonance is excited to an extent dependent upon the applied $dv/dt$. When Ls discharge is complete, switch voltage falls below Vz and Co resonates with Ls. Rd is small, for hard voltage-clamping, and resonance in either mode is undamped. Simple parallel-damping, by connecting a resistor across the MOSFET, gives high steady-state power-dissipation. The only practical solution is an RC-snubber across the MOSFET (fig.10). Figure-10, when Lc in place of Ls, and Cn>-Co. McMurray's (11) RC-snubber optimisation method can then be used. If the Co/Cn ratio and RC-snubber parasitic-inductance are not small, overshoot is significantly worse than predicted by (11). The soft voltage-clamp, fig.9c and 10c, reduces to a similar resonant-circuit as the zener-diode clamp.

The RC-snubber of fig.10d is designed to reset $Io$ in a well damped manner. $R$ and $C$ component values are optimised using fig.13 and the expressions in the Appendix. In practice, parasitic-components Ls and Cc (fig.9d) worsen damping and voltage-overshoot. Fig.14-16 give curves of peak voltage-overshoot for some relative values of Co (assumed linear, $Cn=Con=Cn$) and $Ic$ ($Lc\cdot Lc/ls$). If $Io$ is initially assumed negligible, the effect of Co on overshoot can be seen. Fig.14 shows the increase for Con=0.2 and 0.5. As switch output-capacitance is increased from zero, peak-overshoot rises to a maximum and then decreases as Co is further increased (9). Damping continues to deteriorate progressively with rising Con. Since Co is set by the switch, raising RC-snubber capacitance to reduce the relative value of Co (ie. Cn in fig.14 and Con in fig.15 & 16) is the simplest solution. Fig.15 gives peak-overshoot curves for 4 values of Lcn, ($Lc/Ls$) with fixed Con. Peak-overshoot for zero Lcn and Con is also given for comparison. Each Lcn value has a critical initial-current value, $X$, above which overshoot rises rapidly. Fig.15 shows that as Con decreases for constant Lcn the critical $X$ value decreases. By implication, RC-snubber inductance is most effective in increasing overshoot in high-current low-voltage switches since $X=\frac{(EDc)}{(1/Vd)}\times l_{io}/co$, particularly, if device current-density is high and, therefore, output-capacitance is low. Regarding RC-snubber parasitic-inductance optimisation, it would seem possible to specify an upper limit, given a minimum for Co and values of operating current and voltage. Reducing inductance below the limit, other than to allow for tolerance in circuit parameters, would give little further improvement (fig.16).

ENERGY-LOSS WITH ON AND OFF AND MULTIPLE SNUBBERS

The previous analysis of snubbers does not give entirely accurate expressions for energy-loss; eg. stray-inductance, included in turn-off snubber analysis, was not included in turn-on snubber analysis, and yet it reduces turn-on energy-loss in MOSFETs. Also, the discharge-current of turn-off snubber capacitors, which adds to turn-on current transients, was ignored in turn-on analysis. The energy-loss expressions presented are just adequate to firstly indicate whether active or passive snubbing is more efficient, and secondly by roughly how much. The conclusions are generally unaltered when both turn-on and turn-off snubbers are added to switches.

TURN-OFF SNUBBER EFFECTIVENESS WITH CURRENT OVERLOAD

If turn-off snubbers are designed to give protection only for maximum load-current, MOSFET or switch failure may occur if turn-off is attempted during the turn-on current transient (fig.4) when peak-current up to 4 times the average-current value is, in principle, possible. As shown below, even allowing a 100% safety margin is inadequate when turn-off clamp-design is based on maximum average-load-current.

<p>| TABLE 4 |</p>
<table>
<thead>
<tr>
<th>Load-Current</th>
<th>Peak Switch-Current</th>
<th>Wp/WL</th>
</tr>
</thead>
<tbody>
<tr>
<td>No margin, Io</td>
<td>4 Io</td>
<td>10</td>
</tr>
<tr>
<td>50% margin, 1.5 Io</td>
<td>1.5 Io</td>
<td>7</td>
</tr>
<tr>
<td>100% margin, 2 Io</td>
<td>4 Io</td>
<td>4</td>
</tr>
</tbody>
</table>

Energy stored in Ltotal at diode-recovery peak, $Wp = \frac{1}{2} Ltotal (4 Io)^2$

Energy stored in Ltotal due to Io, $Wo = \frac{1}{2} Ltotal (Io)^2$

Using the non-repetitive avalanche-energy capability of MOSFET's seems permissible (1) for devices which have specified values; providing repeated narrow on-pulses are detected as a fault condition. Minimum on-time must include the decay-time of Ir in snubber-inductance. Table-4 gives examples of inductance values, below which snubber plus stray inductance, Ir, must be set to uphold avalanche ratings for a few devices. The inductance used in practice is usually far less.

| TABLE 5 |
| 25°C | -100°C | - |
| MOSFET BVdss(V) | Id(A) | Id(A) | Idm(A) | Eas(mJ) | Lmax(µH) |
| IRF640 200 | 18 | 11 | 44 | 95 | 76 |
| IRF404 100 | 10 | 6.3 | 22.2 | 75 | 47 |
| IRF840 500 | 8 | 5.1 | 20.4 | 75 | 72 |

Avalanche energy, $Eas = (BVdss/(BVdss-Edc))(Io)^2 2$}

If device used at $<80\%$ of BVdss, $Eas = 0.4 Eas/Io^2$
Apart from zener-diode voltage-clamps, the current-overload capability of other clamps in Table-2 is poor, i.e. voltage-overshoot increases significantly with multiples of average switch-current (Table-5).

To increase the capability of the capacitor-based voltage-clamps to clamp Vos<10% for 4I0 requires a 16-times increase in capacitor value, producing a 4-times increase in capacitor reset-time. There is therefore a considerable advantage in widening minimum on-times to include turn-on current transients; and using rugged, well proven, MOSFET's to safely absorb excess energy during infrequent fault-conditions.

**OTHER BASIS FOR SNUBBER COMPARISON**

Active turn-on di/dt or turn-off dv/dt control (figs.2A and 2B) is produced by reducing dVgs/dt. MOSFET's pass through the linear-operating-region more slowly in consequence. In active-snubbing circuits, dI/dt and dVds/dt, and other MOSFET parameters are related by complex expressions, which comprise voltage (Crss), current (gs) and temperature (gfs, Vgs(th)) dependent parameters. Also, these, and other less variable parameters, generally have production tolerances exceeding 10%, making precise design and performance-prediction difficult. However, even if precise design were possible, active-snubbing has several other disadvantages, viz increased turn-on and turn-off delay, increased MOSFET on-state loss, and power-circuits are less immune to commutation-noise. Comparison of fig.11 and 12 illustrates these. Delays τ₀-t₁ are not easily reduced in fig.11 without changing di/dt and dvds/dt. In fig.12 they are independently variable. Between τ₂-t₃ and τ₀-t₁ (fig.11), Vds or Rds(on) continues to be modulated by Vgs during the latter part of the Vgs rise. In fig.12 the lowest Rds(on) value is attained early on in the turn-on transient, and τ₀-t₁ can be short. Finally, the fast low-impedance gate-drive used with passive-snubbers is more immune to uncontrolled switching-noise. Switching-noise at t₂ (fig.12) is fed back to the gate with greater attenuation with low-impedance drives. Other noise occurs when the MOSFET is hard-on or hard-off. The disadvantages of active-snubbing become more pronounced as d-rail voltage and chopping-frequency are increased. Diode reverse-recovery charge increases significantly and delay values relative to switching-period are much worse.

**CONCLUSIONS**

1. Voltage and current clamping is required to some extent with any switch, even MOSFET's to overcome freewheel-diode stored-charges and stray-inductance; one of which dominates at high-current or high-voltage.
2. Snubbing, in principle, more efficiently performed with passive-snubbers, acting directly on switch outputs rather than with active-snubbers acting indirectly on switch outputs via gate control. Commutation power-loss is much less and primarily put into resistors rather than the MOSFET's. Also, snubber design-equations contain less current, voltage and temperature variability and production-tolerance.
3. Capacitor-based turn-off snubbers or clamps have poor overload capability. Voltage-overshoot increases directly with current: Vos/Vos(rated) = k(overload/Id), where k>1. Active-snubbing, i.e. switch avalanche, offers the most efficient and certain overload protection; providing the MOSFET has a specified guaranteed-minimum single-pulse-avalanche-energy rating which is not exceeded by repetitive overload events. Such MOSFET's are inherently well protected when turn-off occurs during turn-on current-transients due to freewheel-diodes or during a load-impedance fault. More efficient "load-current" clamps can then be used for repetitive operation.
4. Factors such as switching delay, on-state power-loss and noise immunity should also be considered when comparing active and passive snubbers, rather than just commutation power-loss.

**REFERENCES**

3. Thompson Semiconductors, 'ETD power transistors' Publicity Information Note.

**APPENDIX**

\[ C = L \left( \frac{1}{E_{dc}} \right)^2 \]
\[ R = \frac{2 \xi}{E_{dc}} \left( \frac{L}{C} \right) \]
\[ \text{initial-current factor, } X = \frac{1}{E_{dc}} \left( \frac{L}{C} \right) \]
\[ \text{damping-factor, } \xi = \frac{R}{2} \left( \frac{L}{C} \right) \]
FIG. 1 TEST CHOPPER USING UPPER MOSFET DIODE. WAVEFORMS WITH & WITHOUT Lstray

FIG. 2 THREE FORMS OF ACTIVE-SNUBBING

FIG. 3 THREE FORMS OF PASSIVE-SNUBBING

FIG. 4 ENERGY-LOSS & TRANSFER OF TURN-ON

FIG. 5 TURN-ON LOSS ACTIVE/PASSIVE SNUBBING

Ls1 Ls2 Ls3 Ld

FIG. 7 STRAY INDUCTANCE & EQUIV. CIRCUIT

FIG. 8 SERIES-SNUBBER RESET CONNECTIONS
FIG. 9 PRODUCING HIGH-FREQUENCY RINGING

FIG. 10 RESONANT CIRCUITS FOR FIG. 11

FIG. 11 MOSFET WAVEFORMS ACTIVE-SNUBBING

FIG. 12 MOSFET WAVEFORMS PASSIVE-SNUBBING

FIG. 13 OPTIMAL OVERSHOOT & DAMPING FOR ALL X.

FIG. 14 AFFECT ON OVERSHOOT OF O/P CAPACITANCE.

FIG. 15 OVERSHOT WITH SWITCH O/P CAPACITANCE.

FIG. 16 OVERSHOT WITH RC-SUBBEB INDUCTANCE, Lcn